|
|
2 Day Course
The industry consensus is that Serial ATA 2.6 PLUS will become the dominant disk drive interface within the next 3 to 4 years. With shipment volumes to run into the hundreds of millions, this will impact the design of disk drives, ICs, production lines, test equipment, and the design of the computers themselves. This course provides the tools engineers and technicians need to get out in front of this wave of change. Much more than an overview, this class provides a thorough understanding of the Serial ATA 2.6 PLUS: its protocol, its core functionality, how it emulates parallel ATA , the various options, and error recovery strategies. Students should have familiarity with parallel ATA before taking this class.
KnowledgeTek recently updated this lecture course by adding instructor led demonstrations to enhance the learning experience. Shown in the demo are OOB sequences, initialization and read and write sequences. Each of the demonstrations is set up in class and the operation is captured on a Data Transit Bus Doctor analyzer for analysis. The Bus Doctor output is projected on the screen for all students to get the full benefit. Real life, not just simulated!
Introduction
The Parallel ATA Crisis
Serial ATA 2.6 Objectives
Physical Packaging
Serial ATA 2.6 Roadmap
ATA Overview
ATA Architecture
Task File Register Review
Command Execution
PIO Transfers
DMA Transfers
Getting Status
Serial ATA Overview
Serial ATA 2.6 Concept
Shadow Registers
Frames and FIS
PIO Command Execution
DMA Command Execution
Flow Control
Serial Engine Overview
Transport Layer
Transport Layer Functions
Frame Information Structures
Interface to Host HW/SW/FW
Interface to Drive HW/FW
|
Link Layer
Link Layer Functions
8b/10b Encoding
Primitives & Primitive Signaling
Scrambling
Physical (Phy) Layer
Phy Layer Functions
Clocking
Out-Of-Band Signaling
Internal Transmit Path
Internal Receive Path
Elasticity Buffer
Cable Signaling Interface
Power Management
Requirement for Power Management
Interface Power States
Power Management Primitives
COMWAKE Signal Sequence
State Model Description
State Description Method
Host and Device Transport States
State Description of Command Execution
Link Layers States
Additional Topics
Error Handling Philosophy
First Party DMA
Port Multiplier
Future SATA 2.6 Improvements
 SATA 2.6 Annotated Specs & Design Guides
|
In addition to a great seminar, we provide the following:
- Analyzer comparisons of features and characteristics
- KnowledgeTek training manual
- Printed copy of the specification
- Interface reference book
- Handy foldout reference card
- CD-ROM of the training manual and specification
Click on a course date to register for that session
Click on the location to view seminar site information
Home | Info | Courses | Schedule | Instructors | Register
For questions or comments about this web site please contact the webmaster@KnowledgeTek.com
|
.jpg)
